Direct memory access

Hardware data transfer without continuous CPU intervention.

Hardware data transfer without continuous CPU intervention.